UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40452

MIG 7 Series v1.1 - Memory interface should not span both High Range (HR) and High Performance (HP) banks

描述

In MIG 7 Series v1.1, the bank selection page does not prevent the combination of High Range (HR) and High Performance (HP) banks in a memory interface.

This means an interface could be generated where Data and Address/Control are located in both HR and HP banks.

This combination would result in different I/O standards on the same memory interface bus.

MIG should prevent this combination.

解决方案

To work around this GUI issue, ensure that the bank selection for a memory interface is contained within either High Range or High Performance banks. 

The MIG tool properly implements this bank selection rule starting in MIG 7 Series v1.2 (to be released with ISE Design Suite 13.2).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40050 MIG 7 Series v1.1 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
40050 MIG 7 Series v1.1 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 40452
日期 08/12/2014
状态 Active
Type 综合文章
器件
  • Virtex-7
Tools
  • ISE Design Suite - 13.1
IP
  • MIG
的页面