UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40506

LogiCORE IP RXAUI v2.1 - Xs are seen in Marvel RXAUI 7-Series timing simulation

描述

When the Marvel RXAUI core is targeting Virtex-7 or Kintex-7 devices, Xs are seen in timing simulation.The problem is that the RXOUTCLK from the GTXE2_CHANNEL transitions from 0->X at the start of simulation.

解决方案

To resolve this issue, you have to manually force the RXOUTCLK signal to 0 (through a simulator-specific command) for timing simulation to work. Otherwise the Xs will propagate through the simulation, resulting in the simulation failing to complete successfully.

Thisissue isscheduled to be fixed in the GTXE2_CHANNEL simulation model in the ISE 13.2 software.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40630 LogiCORE IP RXAUI v2.1 - Release Notes and Known Issues for the 13.1 ISE Software N/A N/A
AR# 40506
日期 12/15/2012
状态 Active
Type 综合文章
IP
  • XAUI
的页面