UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40553

12.4 EDK, PowerPC 440 - What is value of CCR0[25]?

描述

What is value of CCR0[25]? It is defined in xreg440.h as XREG_CCR0_DISABLE_BTAC. Also, the PPC440 errata mentions DBTAC.

解决方案

This bit is currently RESERVED, and should be written to '0'.
AR# 40553
日期 05/23/2014
状态 Archive
Type 综合文章
器件
  • Virtex-5 FXT
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • Less
IP
  • PowerPC 440
的页面