UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40555

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.1 - Occasional timing errors seen when targeting 7 Series Devices

描述

When I target a Virtex-7 or Kintex-7 device with the LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.1 Core, timing errors that result in the design not meeting timing occur in TRCE.

解决方案

To work around this problem, re-run MAP with option '-t <n>'; where n > 1 (use a cost table other than the default of 1).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40629 LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.1 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 40555
日期 05/26/2014
状态 Archive
Type 综合文章
IP
  • 10 Gigabit Ethernet Media Access Controller
的页面