UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40835

Design Advisory for Xilinx Timing Solution Center

描述

Design Advisory Answer Records are created for issues that are important to designs currently in progress and can be selected to be included in the Xilinx Alert Notification System.

Note: This Answer Record is part of the Xilinx Timing Analysis Solution Center (Xilinx Answer 40832). The Xilinx Timing Analysis Solution Center is available to address all questions related to Timing Analysis. Whether you are trying to setup timing constraint on a new design or troubleshooting a timing error, use the Timing Analysis Solution Center to guide you to the right information.

解决方案

Please review (Xilinx Answer 42444) if you have a Virtex-6 FPGA design using Block RAM.

Please review (Xilinx Answer 47938) if you have a Virtex-6 FPGA design using I/O Standards on OPADs (Tioop/Tiotp).

Please review (Xilinx Answer 54230) if you have a Spartan-3a/Spartan-3an/Spartan-3e/Virtex-4/Virtex-5/6 series/7 series FPGA design using out-of-phase cross clock domain data paths.

Please review (Xilinx Answer 54246) if you have 7 series FPGA design using long wire routes.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40832 Xilinx 时序分析解决方案中心 N/A N/A

子答复记录

AR# 40835
日期 02/25/2013
状态 Active
Type 设计咨询
器件
  • Spartan-6
  • Virtex-4
  • Spartan-3AN
  • More
  • Spartan-3E
  • Virtex-7
  • Less
的页面