UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40871

MIG 7 Series v1.1 - The minimum frequency for QDRII+ designs is 200 MHz

描述

Currently, MIG 7 Series v1.1 allows the user to specify a frequency less than 200 MHz for QDRII+ designs.

However this should not be done as the QDRII+ design does not work properly at frequencies less than 200 MHz.

解决方案

In order for the PLLE2 to generate the 6.25% duty cycle on the sync pulse, the frequency must not be lower than 200 MHz.

The minimum frequency is scheduled to be set to 200 MHz in the MIG 7 Series GUI (starting with the ISE 13.2 software release).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40050 MIG 7 Series v1.1 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 40871
日期 08/26/2014
状态 Active
Type 已知问题
器件
  • Kintex-7
IP
  • MIG
的页面