UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40908

LogiCORE IP Tri-Mode Ethernet MAC v4.5 - X's are seen in timing simulation when targeting Virtex-4 devices

描述

When I run a Virtex-4 device timing simulation with the Tri-Mode Ethernet MAC IP, it is possible that the DCM output can glitch upon reset causing X's to propagate through the simulation which results in the timing simulation to fail.

解决方案

This has been seen with the following configuration:

CSET address_filter=true
CSET clock_enables=false
CSET component_name=core
CSET half_duplex=true
CSET mac_speed=Tri_speed
CSET management_interface=true
CSET number_of_address_table_entries=3
CSET physical_interface=RGMII

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40623 LogiCORE IP Tri-Mode Ethernet MAC v4.5 - Release Notes and Known Issues for ISE 13.1 software N/A N/A
AR# 40908
日期 05/23/2014
状态 Archive
Type 综合文章
IP
  • Tri-Mode Ethernet MAC
的页面