UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4121

Orcad simulation: "Translation failed" when using "Convert XNF to VHDL"

Description

Keywords: Orcad, simulate, translation, convert xnf to vhdl

Urgency: standard

General Description: When using Simulate's Convert XNF to VHDL
command a user may get the error message: "translation failed"
from the Tools menu. The reason for the error may not be clear.

解决方案

One possible cause of this error is the use of non-alphanumeric
characters as part of a signal name in your VHDL source code.
For example, Xilinx accepts non-alphanumeric characters such
as tildes, slashes, plus signs, minus signs, asterisks, and so on
in signal names, but Simulate does not.

To fix the problem, follow these steps:

1.Open the design in Capture, replace non-alphanumeric characters
in signal names with alphanumeric characters, then save the design.

2.Use Xilinx software to generate a new .XNF file from the design.

3.From Simulate's Tools menu, choose Convert XNF to VHDL and
use your newly generated .XNF file.
AR# 4121
创建日期 08/31/2007
Last Updated 10/06/2008
状态 Archive
Type 综合文章