You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
V1.5, V1.4 CORE Generator - Clarification on bus-naming convention in COREGEN data sheet tables and block diagrams--N, n, M & m indices
Keywords: bus, index, CORE Generator, COREGEN, Coregen, data sheet
This solution explains how buses are labeled in CORE Generator data sheet
block diagrams and tables.
In all of the data sheets, buses are labeled as having widths
N or M in the block diagram for the module, but in the pinout
tables, the indexes are given in terms of "n" and "m".
While not explicitly stated, the relationships between N, M, n,
and m are:
n = N-1
m = M-1