UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42155

13.1 EDK, MicroBlaze - How do I configure FSL custom IP to use asynchronous clocking?

描述

The Configure Coprocessor Wizard can help to connect FSL custom IP to the MicroBlaze processorin synchronous mode. How do I create an FSL peripheral with asynchronous clocks?

解决方案

Here are some steps to configure the FSL bus to asynchronous clocking mode:
1. SetC_ASYNC_CLKS = 1
2. SetC_READ_CLOCK_PERIOD of the FSL bus instance. This parameter is used to create timing constraints for the asynchronous path between clock domains.
3. Connect the FSL_S_Clk and FSL_M_Clk to respective slave and master clocks. These ports for FSL bus and Custom IP are both input ports.
AR# 42155
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • EDK - 13.1
IP
  • FSL v20
  • Microblaze
的页面