UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42251

UG534 - Pinout for Main IIC Bus connecting to NV Memory

描述

UG534 (v1.5), ML605 Hardware User Guide, lists the IIC Memory Connections in Table 1-18, page 44.  This shows the SDA pin as N10 and the SCL pin as P11.  This is inconsistent with the schematic.  Which one is correct?

解决方案

The schematic has the correct IIC Memory Connections pinout and should be followed.

SCL pin is AK9
SDA pin is AE9

Table 1-18 has been updated in UG534 (v1.6) and now shows the correct IIC Memory Connections.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34836 Virtex-6 FPGA ML605 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 42251
日期 09/17/2013
状态 Active
Type 综合文章
Boards & Kits
的页面