We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42252

UG526 - UART and USB ports labeled incorrectly in Figure 1-2


UG526 (v1.5), SP605 Hardware User Guide, lists the SP605 features in Table 1-1.  This table lists the USB JTAG Connector and the USB-to-UART bridge; however, the labels are incorrect in the accompanying Figure 1-2. 


UG526 (v1.5), Figure 1-2, shows Number 6 as the USB JTAG connector, and shows Number 12 as the USB UART connector.  These have been incorrectly swapped.

Looking at Figure 1-2, Number 6 is in fact the USB UART port, while Number 12 is the USB JTAG connector. This is correctly labeled on the silkscreen of the board and in the schematic, and there is no Hardware issue associated with this.

This has been corrected in UG526 (v1.6), July 18, 2011.



Answer Number 问答标题 问题版本 已解决问题的版本
33839 此解答记录罗列出了所有有关SP605评估套件的已知问题。 N/A N/A
AR# 42252
日期 09/17/2013
状态 Active
Type 综合文章
Boards & Kits