UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42339

Spartan-6 FPGA Integrated Block for PCI Express - What is the PMA_RX_CFG setting for an asychronous link?

描述

Version Found: 1.1; v2.1
Version Resolved and other Known Issues: See (Xilinx Answer 45702).

What is the best setting for the GTP attributePMA_RX_CFG for an asynchronous link?

解决方案

For asynchronous links, meaning that each link partner is clocked by a different oscillator, the recommended value for PMA_RX_CFG is 25'h05CE049. Set this value in the file called gtpa1_dual_tile_wrapper.v[hd] in the generated core's source directory.For more information regarding clocking and PCI Express, see (Xilinx Answer 18329).

Revision History
01/18/2012 - Updated; added reference to 45072
07/06/2011 - Initial Release

Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
42569 Spartan-6 FPGA Integrated Block Wrapper for PCI Express (AXI) - Resolved issues in v2.3 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
45702 Spartan-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface versions N/A N/A
AR# 42339
日期 12/15/2012
状态 Active
Type 综合文章
器件
IP
的页面