UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42729

MIG 7 Series v1.1-v1.2 QDRII+ - custom x36 memory part showing the wrong data width

描述

Why after creating a x36 custom memory part am I allowed to select a Data Width of 18?

解决方案

This is a known issue with the MIG 7 Series v1.1-v1.2 GUI that incorrectly allows a Data Width of 18 to be selected when a x36 custom memory part was previously created. If the Data Width is not changed to 36, then the user will not be able to move past the Bank Selection Page.

This will be fixed in the ISE 13.3 software release but can be worked around by selecting the correct Data Width of 36 after the customer memory part has been created.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
41227 MIG 7 Series v1.2 - Release Notes and Known Issues for ISE Design Suite 13.2 N/A N/A

相关答复记录

AR# 42729
日期 05/23/2014
状态 Archive
Type 已知问题
器件
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
IP
  • MIG
的页面