UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42848

10-Gigabit Ethernet MAC v11.1 - Why does the Example Design fail in bitgen when targeting Virtex-7 or Kintex-7 devices

描述

When I generate a Virtex-7 or Kintex-7 device bitstream for the 10-Gigabit Ethernet MAC example design, the following error message occurs:

"ERROR:Bitgen:342-This design contains pins which are not constrained (LOC) to a specific location or have an undefined I/O Standard (IOSTANDARD). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To prevent thiserror, it is highly suggested to specify all pin locations and I/Ostandards to avoid potential contention or conflicts and allow proper bitstream creation.  To demote this error to a warning and allow bitstream creation with unspecified I/O location or standards, you canapply the following bitgen switch: -gUnconstrainedPins:Allow."

解决方案

Starting in ISE 13.2 software, this error message occurs if any of the pins do not have a location constraint or IOSTANDARD assigned.

For more information about the error message and how to downgrade this to a warning message if needed, please refer to (Xilinx Answer 41615).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40628 LogiCORE IP 10-Gigabit Ethernet MAC v11.1 (AXI) - Release Notes and Known Issues for ISE Design Tools 13.1 N/A N/A

相关答复记录

AR# 42848
日期 05/26/2014
状态 Archive
Type 综合文章
IP
的页面