UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43174

7 series - PROGRAM_B pin held Low prior to power-up does not delay configuration

描述

How can configuration be delayed at power-up on a7 series device, and how is this different from prior device families?

解决方案

In prior devices families, the PROG or the INIT pins can be held Low at power-up to delay configuration. In the7 series devices, the PROG pin is edge-sensitive as opposed to level-sensitive; therefore, holding this pin Low at power-up does not continue to delay configuration.

To delay configuration, hold the INIT pin Low. INIT is an open drain driver and requires a pullup on the pin to pull the pin High once it is released by the device. The device only drives the pin Low, and then releases the pin when the device is ready to start configuration. The INIT pin must then go High for the mode pins to be sampled and the configuration process to begin.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
38134 Design Advisory for Virtex-6 Configuration - PROGRAM_B pin held Low prior to power up does not delay configuration N/A N/A
AR# 43174
日期 10/17/2013
状态 Active
Type 综合文章
器件
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
的页面