General Description: ViewLogic ViewSim direct gate level schematic simulation of Virtex designs is only partially supported. Some components are not simulatable in the Virtex ViewLogic library.
Customers trying to simulate a Viewlogic schematic design containing unsimulatable library components can still simulate their Virtex designs using VHDL or Verilog instead.
The following steps may apply to any HDL simulation tool.