UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43358

MIG Spartan-6 MCB - Masking Data with the User Interface

描述

This part of the MIG Design Assistant guidesyou to information on masking data with the user interface.

NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

The write data mask inputs (pX_wr_mask) to the user interface can be used to offset the starting address byte location.

For example, to begin writing at byte address 0x01 when using a 32-bit (4-byte) user interface, the byte address presented to the command port of the user interface should be 0x00, but the least significant mask bit should be set to 1 such that only bytes at address 0x01 and higher are actually written.

For timing diagrams and more information, see the Spartan-6 FPGA Memory Controller User Guide(UG388); under "MCB Operation" -> "Addressing":
http://www.xilinx.com/support/documentation/user_guides/ug388.pdf

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
43323 MIG Spartan-6 MCB - Driving the User Interface N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
44094 MIG Spartan-6 FPGA DDR2/DDR3 - How do I drive the user interface? N/A N/A
43595 MIG Spartan-6 FPGA DDR2/DDR3 - Using CORE Generator N/A N/A
43323 MIG Spartan-6 MCB - Driving the User Interface N/A N/A
AR# 43358
日期 12/15/2012
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
  • Spartan-6 LXT
IP
  • MIG
的页面