We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4343

Foundation F1.5, Timing Simulation: Must backstep out of Timing to generate Timing Simulation Data


Date: 9/98

Keywords: timing, simulation, ngdanno, flow engine

Urgency: standard

General Description:

When returning to the Flow Engine to create Timing Simulation Data after the
design has been implemented, the Flow Engine shows that implementation is
complete through the Timing Phase. This is because the Timing Phase of the
Flow Engine includes both the Timing Report generation (which occurs by
default), as well as the Timing Simulation Data generation (which does not
happen by default, but you may return to the Flow Engine to complete).
Since the Timing Report was generated the first time through the
implementation, the Timing Phase of the flow is shown as completed.


In order to generate Timing Simulation Data, you must first "backstep" out of
the Timing phase. Click the backstep button in the Flow Engine so that the
Timing phase is no longer completed. Then, click the "Run" button in the
Flow Engine to rerun the Timing phase, which will this time include the
Timing Simulation Data generation.

Now, when you return to Foundation Project Manager, you should be able to go
into the Timing Simulator with no problem.
AR# 4343
日期 11/14/2002
状态 Archive
Type ??????