UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43516

System Generator for DSP v13.2 - Why do the DSP48 blocks seem to be working incorrectly and there is an issue with the OPCODE blocks?

描述

Why do the DSP48 blocks seem to be working incorrectly and there is an issue with the OPCODE blocks?

解决方案

The placement of inmode bits is incorrect in the opmode block if custom instruction is selected. To work around this issue, deconsolidate the control ports of the dsp48e1.

This issue is scheduled to be fixed in the next System Generatorrelease.

For System Generator for DSP Release Notes from other versions, see (Xilinx Answer 29595).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
29595 Xilinx DSP Tools, System Generator for DSP, and AccelDSP Synthesis Tool - Release Notes and Known Issues N/A N/A

相关答复记录

AR# 43516
日期 05/20/2012
状态 Archive
Type 已知问题
Tools
  • System Generator for DSP - 13.2
的页面