AR# 43769


Design Advisory Master Answer Record for Spartan-6 FPGA SP601 Evaluation Kit


Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System:

This Design Advisory covers the Spartan-6 FPGA SP601 Evaluation Kit, including critical issues with the reference design delivered with the kit.


(Xilinx Answer 36291) - MIG, MPMC, Spartan-6 MCB -Memory failures occur on initial configuration
(Xilinx Answer 45011) - Design Advisory for Spartan-6 - BUFPLL LOCK output always high in Bank 2

Revision History
09/25/2012 - Minor update; no change to content
12/13/2011 - Answer Record 45011 added
09/13/2011 - Minor edit to title
08/09/2011 - Initial Release with Answer Record 36291



Answer Number 问答标题 问题版本 已解决问题的版本
43987 Xilinx 开发板与套件解决方案中心 - 设计咨询 N/A N/A


AR# 43769
日期 09/25/2012
状态 Active
Type 设计咨询
Boards & Kits
People Also Viewed