We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44095

MIG Spartan-6 FPGA DDR2/DDR3 - MIG Output


This section of the MIG Design Assistant focuses on the MIG generated output for Spartan-6 FPGA DDR3/DDR2 designs. The MIG output includes RTL files for the MIG core, an example traffic generator, simulation testbench with the appropriate memory model instantiated, simulation and implementation script files, and a User Constraints Files (.ucf).These files allow users to quickly simulate the design to view functional behavior and create a bit file to run the design in hardware. Select from the options below to find information related to your specific question.

NOTE: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


(Xilinx Answer 44096)- Description of MIG Spartan-6 FPGA DDR3/DDR2 design output directory structure and files.
(Xilinx Answer 44098)- Usage of MIG Virtex-6 FPGA DDR3/DDR2 Example Design
(Xilinx Answer 44320)- Usage of MIG Virtex-6 FPGA DDR3/DDR2 User Design



AR# 44095
日期 12/15/2012
状态 Active
Type 综合文章