UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44146

13.2 System Generator for DSP - Why is there no output from Viterbi v7.0 in Simulink simulation?

描述

I am using the Xilinx System Generator for DSP design tool to build a hardware core using the Viterbi Decoder 7.0 block, but all of the outputs are always NAN (even the data valid signal).

I also do not see any output on the WaveScope window (for example).

What am I missing?

解决方案

Viterbi v7.0 requires a valid license to run Simulink simulations. 

You can obtain an evaluation license from the Viterbi product page:

https://www.xilinx.com/content/xilinx/en/products/intellectual-property/viterbi_decoder.html.

Click Evaluate on the left of the page.

For System Generator for DSP Release Notes for other versions, see (Xilinx Answer 29595).

链接问答记录

相关答复记录

AR# 44146
日期 06/05/2018
状态 Active
Type 已知问题
Tools
  • System Generator for DSP
IP
  • Viterbi Decoder
的页面