You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
M1.4 XC3000 Map - When using pack IOB flops option, the CE net is removed.
Keywords: M1, map, 3k, FDCE, pack IOB
In M1.4, when using the 'pack IOB flops' option, logic that generates a Clock Enable (CE) for internal logic is trimmed incorrectly.
The problem occurs when the 'pack IOB flops' option is used for 'Ouput only' or 'Input and Output'. The 'Input only' option does not cause this problem and can be used as a partial solution.
This issue is resolved in M1.5.