UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44412

7 Series Integrated Wrapper for LogiCORE IP OBSAI v5.1 - Should the transceiver transmit and receive elastic buffers be enabled?

描述

Should the transceiver transmit and receive elastic buffers be enabled?

解决方案

(Xilinx Answer 43244) recommends that Tx and Rx elastic buffers be enabled.

For OBSAI, these buffers are normally bypassed to allow accurate latency measurement for Round Trip Time (RTT) measurement, etc. Enabling the elastic buffers results in inaccurate RTT measurements.

In <component_name>/example_design/gtx_and_clocks/gtx/gtx_wrapper_gt.vhd, modify the Rx and Tx Elastic Buffer sections as follows:

-------- Receive Ports - RX Elastic Buffer and Phase Alignment Ports -------

RXBUFRESET => tied_to_ground_i,
RXBUFSTATUS => open,
RXDDIEN => tied_to_ground_i,
RXDLYBYPASS => tied_to_vcc_i,
RXDLYEN => tied_to_ground_i,
RXDLYOVRDEN => tied_to_ground_i,
RXDLYSRESET => tied_to_ground_i,
RXDLYSRESETDONE => open,
RXPHALIGN => tied_to_ground_i,
RXPHALIGNDONE => open,
RXPHALIGNEN => tied_to_ground_i,
RXPHDLYPD => tied_to_ground_i,
RXPHDLYRESET => tied_to_ground_i,
RXPHMONITOR => open,
RXPHOVRDEN => tied_to_ground_i,
RXPHSLIPMONITOR => open,
RXSTATUS => open,

----------- Transmit Ports - TX Elastic Buffer and Phase Alignment ---------

TXBUFSTATUS => open,
TXDLYBYPASS => tied_to_vcc_i,
TXDLYEN => tied_to_ground_i,
TXDLYHOLD => tied_to_ground_i,
TXDLYOVRDEN => tied_to_ground_i,
TXDLYSRESET => tied_to_ground_i,
TXDLYSRESETDONE => open

For Release Notes and Known Issues for the LogiCORE IP OBSAI, see (Xilinx Answer 36971).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
36971 LogiCORE IP OBSAI - Release Notes and Known Issues N/A N/A

相关答复记录

AR# 44412
日期 05/22/2012
状态 Active
Type 已知问题
IP
  • OBSAI
的页面