You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
M1.5, M1.4 CORE Generator, ORCAD - Bus delimiter setting in COREGEN XNF for Orcad designs
Keywords: CORE Generator, COREGEN, Coregen, bus delimiter, Orcad
How do I make CORE Generator generate an XNF file with the correct
bus delimiters for Orcad?
Select "Viewlogic Schematic Symbol" as one of the desired
output formats. This will cause CORE Generator to write out
individual bits of a bus with *no* delimiters, as required