AR# 44665

AXI Bridge for PCI Express - No DRC for overrunning the AXI memory mapped space

描述

Version Found: 1.00.a
Version Resolved and other Known Issues: See (Xilinx Answer 44969)

The AXI Bridge for PCI Express Core does not have a Design Rules Check (DRC) when the Base Address Register (BAR) range overruns the AXI memory space. 

For example, the following condition should issue a DRC error:

(Please assume unsigned arithmetic)
C_PCIEBAR2AXIBAR_# + 2^ C_PCIBAR_LEN_# > 0xFFFF_FFFF

Note: The "Version Found" columnists the version that the problem was first discovered. 

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

解决方案

If the condition above is met, memory writes will not reach the expected AXI locations and might write to other valid areas of the memory mapped space.

Memory reads will either result in Completion TLPs with Unsupported Request, or with data from other valid areas of the memory mapped space.


链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 44665
日期 10/16/2014
状态 Active
Type 已知问题
IP