UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44875

System Generator for DSP - Why does CIC Compiler v2.0 block have poor timing performance when truncation is used?

描述

In System Generator for DSP, why does CIC Compiler v2.0 block have poor timing performance when truncation is used?

解决方案

This is an issue with using block RAM and selecting truncation.

To solve this problem, use full precision output instead of truncating.

This is being investigated for a fix in a future release, but it is not yet scheduled. Please use the work-around above.

For System Generator for DSP Release Notes from other versions, see (Xilinx Answer 29595).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
29595 Xilinx DSP Tools, System Generator for DSP, and AccelDSP Synthesis Tool - Release Notes and Known Issues N/A N/A
AR# 44875
日期 01/16/2013
状态 Active
Type 已知问题
Tools
的页面