UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 45056: LogiCORE IP Serial RapidIO Gen2 v1.2 - Idle_selected signal is Hi-Z in simulation

AR# 45056

LogiCORE IP Serial RapidIO Gen2 v1.2 - Idle_selected signal is Hi-Z in simulation

描述

When I simulateLogiCORE IP Serial RapidIO Gen2 v1.2 example design, the signal "idle_selected" is Hi-Z.

解决方案

This is a known issue that is to be fixed in v1.3 release of the core.

Revision History

1/9/2012- Initial release

AR# 45056
日期 05/19/2012
状态 Archive
Type 已知问题
IP
  • Serial RapidIO
的页面