UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变.万物智能.
  2. 技术支持
  3. AR# 45126: 14.x Timing - Hold paths label is seen in PADS to PADS analysis

AR# 45126

14.x Timing - Hold paths label is seen in PADS to PADS analysis

描述

I specified FROM PADS TO PADS constraint in UCF. In the generated timing report, Hold paths VS Slowest paths are seen in the analysis.

This is a little inconsistent and confusing.

解决方案

The Hold paths are actually showing the Fastest path delay. So the "Fastest paths" label is more appropriate.
AR# 45126
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less
的页面