UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45304

iMPACT Spartan-6 FPGA - "WARNING:iMPACT:2217-Error shows in the status register, CRC Error bit is Not 0"

描述

If I program a Spartan-6 device using iMPACT, the following message occurs:

WARNING:iMPACT:2217-Error shows in the status register, CRC Error bit is Not 0

Configuration completes successfully and DONE goes High on the board.

Why does this message appear?

解决方案

If you have "Security Level = 1" or "Security Level = 0" set in your BitGen options, then you might see this warning.

For Spartan-6 FPGA:

Security level:

  • Level0: SBITS=00: R/W OK (default)
  • Level1: SBITS=01: Permits only ICAP readback
  • Level2: SBITS=10: All readback disabled

The status register is covered by this security setting as it is a config register.

It is expected that it will not be readable with security set, so this warning is flagged.

The warning can be ignored if you have these settings.

AR# 45304
日期 12/07/2015
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • Less
的页面