You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Serial RapidIO Gen2 v1.2 - The core sends packets with overlapping ackIDs when port_init drops
The core does not retain the outstanding ackID value when port_init drops. This could cause too many packets going out with overlapping ackIDs.
This is a known issue that is to be fixed in v1.3 release of the core.
1/9/2012 - Initial release