AR# 45704


Spartan-6 FPGA Integrated Block Wrapper for PCI Express (AXI) - Resolved issues in v2.4


This article contains issues resolved in theSpartan-6 FPGA Integrated Block v2.4 Wrapper for PCI Express that are alsolisted in the readme.txt file that accompanies this version of the core. These are issues that were fixed as part of the update from the previous version of the core.

For other known and resolved issues that may not be in this list see(Xilinx Answer 45702).


Resolved Issues

  • CR 622845: cfg_err_posted signal modification not updated in User Guide
  • CR 624052: Test selections are not updated in user guide
  • CR 624245: Figures 6-25 and 6-26 is not correctly representing transactions on the cfg_err interface
  • CR 614643: User Guide incorrectly references ACS in user guide
  • CR 624053: User Guide does not state the parity error enable bit is hardwired t1'b0
  • CR 612526: m_axis_rx_tuser bits are not fully defined in user guide
  • CR 618973: cfg_rd_en and cfg_pm_wake incorrectly listed as active low in User Guide

Revision History
01/18/2012 - Initial Release



Answer Number 问答标题 问题版本 已解决问题的版本
45702 Spartan-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface versions N/A N/A
AR# 45704
日期 05/20/2012
状态 Active
Type 版本说明
People Also Viewed