UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45866

LogiCORE IP Serial RapidIO Gen2 v1.3 - Malformed Packet Generation in the Receive PHY Layer

描述

Ifa packet is terminated with a LREQ-status while the core is not in input error or retry state, the OLLM_RX block of the PHY layermight create a malformed packet and send it to the RX buffer.

解决方案

This is a known issue that is to be fixed in thenext release of the core.


Revision History
01/19/2012- Initial Release

AR# 45866
日期 05/19/2012
状态 Active
Type 已知问题
IP
  • Serial RapidIO
的页面