We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4599

4.2i Foundation - State Editor generates incorrect one-hot encoded VHDL with a trap state exit logic


Keywords: Foundation, State Editor, one-hot, state machine, VHDL, generate, FSM, trap, illegal, state

Urgency: Standard

General Description:
When I generate VHDL code from State Editor to implement a one-hot encoded FSM with trap state exit logic, the simulation shows that the transition from illegal states to the trap state does not work.

FSM goes to the proper trap state when reset is asserted, but logic, rather than a reset signal, should force an exit from any illegal states on the next clock transition.



The FSM must be synthesized with the following option checked: "Safest - All possible, including illegal, states".

In Foundation Project Manager, go to Synthesis -> Options. Under "FSM Synthesis", check "Safest (All possible, including illegal, states)".


To work around this problem, edit the VHDL code to explicitly list all the enumerated states. (However, this will be quite cumbersome if you have large state machines.)
AR# 4599
日期 08/12/2003
状态 Archive
Type 综合文章