You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
A1.5 Par - Design hangs in PAR after optimization.
A case has been seen where PAR hangs after optimization.
The problem is in the KPATHS timing algorithm which is
new for A1.5.
The problem can be avoided by switching to the DFS timing
algorithm which was the default algorithm in A1.4.
setenv XILINX_GRAPHIMP DFS (workstations)
set XILINX_GRAPHIMP=DFS (PCs)
This problem was fixed for 1.5i.