UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46301

LogiCORE IP Image Noise Reduction v1.0, v2.0, v3.0 - Why does the output image look like it is an overlapping version of the input image?

描述

Why does the output image look like it is an overlapping version of the input image?

解决方案

There is a known issue with the timing detection circuit, when theActive Video and the HBLANK occur on the same clock edge. This causes the internal timing detection to incorrectly detect the input image size.

This issue will be resolved in the next release of the Image Noise Reduction core.

Please see (Xilinx Answer 33750) for a detailed list of LogiCORE IP Image Noise Reduction Release Notes and Known Issues.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
33750 LogiCORE IP Image Noise Reduction - Release Notes and Known Issues N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
33750 LogiCORE IP Image Noise Reduction - Release Notes and Known Issues N/A N/A
AR# 46301
日期 12/15/2012
状态 Active
Type 综合文章
IP
  • Image Noise Reduction
的页面