UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 智能.
  2. 技术支持
  3. AR# 46327: Partial Reconfiguration - Can a Reconfigurable Partition (RP) region contain static logic?

AR# 46327

Partial Reconfiguration - Can a Reconfigurable Partition (RP) region contain static logic?

描述

When a design contains some Partial Reconfiguration modules, is it still possible to place logic from the Static module into the Partial Reconfiguration areas?

解决方案

Static logic is permitted to exist in a frame that will be reconfigured, as long as:
 
  1. It is outside of the area group defined by the Pblock (unless forced inside with a LOC constraint),
    And
  2. It does not contain dynamic elements such as block RAM, Distributed (LUT) RAM, or SRLs.
     
When static logic is placed in a reconfigured frame, the exact functionality of the static logic is rewritten, and is guaranteed not to glitch.
 
Below is a list of some of the elements that cannot be part of a Partial Reconfiguration module:
 
  • Global Clock Buffers, Regional Clock Buffers, and Clock Modifying Blocks must be in static logic.
  • Device feature blocks must be in static logic, for example: BSCAN, CAPTURE, DCIRESET, FRAME_ECC,ICAP, KEY_CLEAR, STARTUP, USR_ACCESS
  • All I/Os must reside in static logic.
  • High speed transceivers must remain in the static Partition.
 

 

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
61201 2014.2 Vivado Partial Reconfig - How do I debug Partial Reconfiguration designs? N/A N/A
AR# 46327
日期 01/14/2015
状态 Active
Type 综合文章
器件
  • FPGA Device Families
Tools
  • ISE Design Suite
  • PlanAhead
  • Vivado Design Suite
的页面