UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4635

SYNPLIFY: Why is an IBUF inferred between the BUFGDLL/IBUFG and clock-pad?

Description

Keywords: Virtex, Synplify, bufgdll, ibufg

Urgency: Hot

General Description:
Why is Synplify inferring an IBUF between
BUFGDLL/IBUFG and the clock-pad?

解决方案

This is fixed in Synplify 5.1.2 and later. However, users may
alternatively use (Xilinx Solution 4508) to place a black_box_is_pad
attribute on the I pin of the BUFGDLL, or IBUFG.

This will keep Synplify from infering an IBUF on the clk signal.
The BUFGDLL assumes that the source clock is an external signal
and therefore the signal that drives the BUFGDLL I pin may only
be sourced by an external input port.

Otherwise, NGDBUILD will error:

ERROR:basnu:114 - logical net "clk_c" has multiple drivers
WARNING:basnu:123 - input pad net "clk_c" has an illegal input buffer
ERROR:basnu:142 - input pad net "clk_c" has an illegal connection
AR# 4635
创建日期 08/31/2007
Last Updated 10/05/2008
状态 Archive
Type 综合文章