描述

The 7 Series FPGA Design Assistant walks you through the recommended design flow for 7 series FPGAs while debugging commonly encountered issues for clocking, fabric, and block RAM/FIFO design. The Design Assistant not only provides useful design and troubleshoot information, but also points you to the exact documentation you need to help you design efficiently with 7 series FPGAs.

NOTE: This answer record is part of the Xilinx 7 Series FPGA Solution Center (Xilinx Answer 46370). The Xilinx 7 Series FPGA Solution Center is available to address all questions related to 7 series devices. Whether you are starting a new design with 7 series FPGAs or troubleshooting a problem, use the 7 Series FPGA Solution Center to guide you to the right information.

解决方案

First, select the design phase for which you have a question or are troubleshooting an issue related to your 7 series FPGA design. This ensures that the Design Assistant points you to the information you need to move forward with your design.

(Xilinx Answer 46433) - Getting Started with 7 series FPGAs
(Xilinx Answer 46489) - Designing for 7 series FPGAs
(Xilinx Answer 46520) - Board Level Considerations
(Xilinx Answer 46719) - Troubleshooting - Clocking, Fabric, block RAM/FIFO

* For troubleshooting of other areas of FPGA design, please see the Top Issues and Design Assistant areas of other available solutions centers.

链接问答记录

主要问答记录

相关答复记录