UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46391

7 Series MIG v1.4 - reset_n can be moved to any bank as long as timing is met

Description

The MIG GUI prevents the reset_n signal from being placed outside of the banks containing the memory interface (i.e. into another column). Since this signal is asynchronous, there are no FPGA limitations as to why this cannot be placed in an arbitrary bank as long as the routed design meets timing.

解决方案

The current restriction is in place based on of what has been characterized. We cannot add every pin as an option in the GUI because we do not have testing scripts to verify timing is met at every single location across all MIG configurations. As long as normal FPGA timing is met, itis safe to move the reset_n signal to any bank in any column.
AR# 46391
创建日期 02/22/2012
Last Updated 12/15/2012
状态 Active
Type 综合文章
IP
  • MIG
  • MIG 7 Series