UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46426

ChipScope Pro - Inserting ChipScope cores in the PlanAhead tool generates unconnected ports

Description


Inserting ChipScope cores in the PlanAhead tool generates unconnected ports in the 13.3 and 13.4 design tools. BitGen displays DRC errors similar to the following when this occurs:

"ERROR:PhysDesignRules:10 - The network <xxxx_cs_ila_0_0> is completely unrouted."

解决方案

To avoid this issue, add KEEP attributes to the nets reported in the BitGen DRC, and run again through XST and implementation.
AR# 46426
创建日期 04/04/2012
Last Updated 05/07/2012
状态 Active
Type 综合文章
Tools
  • ChipScope Pro - 13.3
  • ChipScope Pro - 13.4
  • ChipScope Pro - 14.1