UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46428

SP605 PCIe x1 Gen1 Design Creation (XTP065) - S1 should be set to '0000'

Description

The SP605 PCIe x1 Gen1 Design Creation document (XTP065) outlines the steps to generate and run the PCIe x1 Gen1 design on the SP605. By following this document, I can configure the SP605 from the SPI PROM. However, there are PCIe errors, for example "PCIe not detected by PC", etc.

What could be the root cause?

解决方案

This behavior has been noted if the CF card is enabled while attempting to detect the PCIe.

The CF card on the SP605 is enabled if S1 #4 is enabled.

The PCIe is correctly detected once the SystemACE CF card is removed from the SP605 before bringing up the PCIe link, or if S1 is set to '0000'.

XTP065 v13.3 has been updated with the information that S1 should be set to '0000', explicitly telling customers to disable the SystemACE interface through this switch setting.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
33839 此解答记录罗列出了所有有关SP605评估套件的已知问题。 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
33839 此解答记录罗列出了所有有关SP605评估套件的已知问题。 N/A N/A
AR# 46428
创建日期 02/21/2012
Last Updated 09/28/2012
状态 Active
Type 综合文章
Boards & Kits
  • Spartan-6 FPGA SP605 Evaluation Kit