UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. 赛灵思 - All Programmable
  2. 技术支持
  3. AR# 46506: 7 Series FPGA Design Assistant - Designing configurable logic structures in 7 series FPGAs

AR# 46506

7 Series FPGA Design Assistant - Designing configurable logic structures in 7 series FPGAs

Description

This answer record provides guidance and information on what you should know about FPGA fabric configuration and setup for 7 series FPGAs.

NOTE: This answer record is part of the Xilinx 7 Series FPGA Solution Center (Xilinx Answer 46370). The Xilinx 7 Series FPGA Solution Center is available to address all questions related to 7 series devices. Whether you are starting a new design with 7 series FPGAs or troubleshooting a problem, use the 7 Series FPGA Solution Center to guide you to the right information.

解决方案

When coding for a 7 series FPGA designs, you should follow the coding guidelines shown in the language templates and also the recommendations for coding practices discussed in the HDL Coding Practices to Accelerate Design Performance White Paper (WP231): http://www.xilinx.com/support/documentation/white_papers/wp231.pdf

Follow the recommendations mentioned inthe HDL Coding Practices to Accelerate Design Performance White Paper (WP231) so that the software tools optimally utilize the FPGA fabric. You can also refer to the following answer records for more information on coding methods that can help optimize performance and reduce the amount of logic used in a design:

(Xilinx Answer 46509) - Utilizing distributed memory in fabric
(Xilinx Answer 46510) - Setting logic controls in the fabric
(Xilinx Answer 46511) - Using SRLs to conserve resources
(Xilinx Answer 46512) - Using optimization features from third-party synthesis tools

In addition, the7-Series FPGAs Configurable Logic Block User Guide (UG474) describes the primitives and blocks in more detail so that you have a better understanding of how the7 series FPGA fabric can work for you in a design: http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
46512 7 Series FPGA Design Assistant - Using optimization features from third-party synthesis tools N/A N/A
46511 7 Series FPGA Design Assistant - Using SRLs to conserve resources N/A N/A
46510 7 Series FPGA Design Assistant - Setting logic controls in the fabric N/A N/A
46509 7 Series FPGA Design Assistant - Utilizing distributed memory in fabric N/A N/A
46504 7 Series FPGA Design Assistant - Information about the Clocking Wizard N/A N/A
46505 7 系列 FPGA 设计助手：有关使用不同时钟缓冲器的详情 N/A N/A
46489 7 Series FPGA Design Assistant - Designing for 7 series FPGAs N/A N/A
AR# 46506
日期 12/15/2012
状态 Active
Type 综合文章
器件
  • Artix-7
  • Kintex-7
  • Virtex-7
的页面