We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46507

13.4 EDK - SPI core worked in 1.01a, but does not in 1.02a


I had a design working just fine with the 1.01.a version of the AXI_SPI core. I just updated to 1.02.a, and now my design no longer works.


There was an issue where the SPI controller, when set up for automatic slave select assertion (SPICR register bit 7 is 0) and the SS_O port was 32-bits wide, the user would see incorrect data (bit-swapped) out on SS_O.

An endian-swap was introduced in core 1.02.a, which fixed the above issue, but also would change the endianness of the ChipSelect (CS) pins out of the core. If you set the parameterC_NUM_SS_BITS to a number other than 1, the CS pins will be endian-swapped. Please take this into consideration when designing your project.

For any further questions, please open a WebCase with Xilinx Technical Support.

AR# 46507
日期 11/13/2012
状态 Active
Type 综合文章
  • EDK - 13.4
  • AXI Serial Peripheral Interface