We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46565

13.4 XST - Dummy port "p1" added by XST in the absence of the port in the original design


XST generates a dummy port "p1" and declares it as input ina scenariowherein the original design did not contain this port.


This is a known issue and is being caused due to the presence of an additional comma (,) in the port list of the module declaration. The issue disappears upon removal of this extra comma in the port list.
AR# 46565
日期 12/15/2012
状态 Active
Type 综合文章
  • ISE Design Suite - 13.4