UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46681

MIG Spartan-6 MCB - User Interface - Why are the pX_wr_full and pX_wr_empty UI signals held high during intialization?

Description

After reset and throughout initialization and calibration, the MIG Spartan-6 MCB user interface signals "px_wr_full"and "px_wr_empty" are both held high while "wr_count" is all zeros. This is not standard FIFO design where the full flag would be low while the count value is 0. This answer record details this expected behavior.


Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

The Spartan-6 MIG design holds "px_wr_full" high during calibration to prevent data to from being written into the FIFO. Once calibration completes, "calib_done" asserts, px_wr_full will be brought low and normal operation writes and reads can be requested from the user interface.


For more information on the MCB User Interface signals, please see:
(Xilinx Answer 43322) MIG Spartan-6 MCB - User Interface - Signals and Parameter Descriptions

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
43322 MIG Spartan-6 MCB - User Interface - Signals and Parameter Descriptions N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
43322 MIG Spartan-6 MCB - User Interface - Signals and Parameter Descriptions N/A N/A
AR# 46681
创建日期 04/25/2012
Last Updated 02/18/2013
状态 Active
Type 已知问题
器件
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
IP
  • MIG Virtex-6 and Spartan-6