We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 46742: Spartan-6 FPGA Design Assistant - Designing for I/O, PCIe, Memory Controller, and DSP in Spartan-6 FPGAs
Spartan-6 FPGA Design Assistant - Designing for I/O, PCIe, Memory Controller, and DSP in Spartan-6 FPGAs
The following Answer Record points you to the information required for designing an I/O interface, PCIe, Memory Controller, and DSP.
NOTE:This Answer Record is part of the XilinxSpartan-6 FPGA Solution Center (Xilinx Answer 44744).The XilinxSpartan-6 FPGASolution Center is available to address all questions related toSpartan-6 devices.Whether you are starting a new design withSpartan-6 FPGA or troubleshooting a problem, use theSpartan-6 FPGA Solution Center to guide you to the right information.
Please refer to the following Solution Center Answer Records and User Guides which provide more information when designing for anI/O interface, PCIe, Memory Controller,or DSP design.