UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

的页面

AR# 46764

Spartan-6 FPGA Solution Center - Design Assistant

Description

TheSpartan-6 FPGA Design Assistant walks you through the recommended design flow forSpartan-6 FPGA while debugging commonly encountered issues for clocking, fabric, and block RAM/FIFO design. The Design Assistant not only provides useful design and troubleshoot information, but also points you to the exact documentation you need to help you design efficiently withSpartan-6 FPGA.

NOTE: This Answer Record is part of the XilinxSpartan-6 FPGA Solution Center (Xilinx Answer 44744).The XilinxSpartan-6 FPGASolution Center is available to address all questions related toSpartan-6 devices.Whether you are starting a new design withSpartan-6 FPGA or troubleshooting a problem, use theSpartan-6 FPGA Solution Center to guide you to the right information.

解决方案

First, select the design phase where you have a question or are troubleshooting an issue related to yourSpartan-6 FPGA design.This ensures theDesign Assistant points you to the information you need to move forward with your design.

(Xilinx Answer 46795) Getting Started with theSpartan-6 FPGA
(Xilinx Answer 46739) Designing fortheSpartan-6 FPGA
(Xilinx Answer 46794) Board Level Considerations
(Xilinx Answer 46789) Troubleshooting - Clocking, Fabric, block RAM/FIFO

* For troubleshooting other areas of FPGA design, please see the Top Issues and Design Assistant areas of other available solutions centers.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
44744 Spartan-6 FPGA Solution Center N/A N/A

相关答复记录

AR# 46764
日期 12/15/2012
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q