UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4679

A1.5/F1.5 Virtex Map reports that an output is not connected, but does not trim the logic: Warning:xvkdr - blockcheck

Description

Keywords: Virtex, M1.5.19, map, trim, dangling, not connected, warning, xvkdr, blockcheck

Urgency: Standard

General Description:
Targetting Virtex 50 PQ240 in M1.5.19 MAP, it reports that there are dangling
or non connected outputs, but it does not trim the logic associated with it. Some
of the warnings are as follows:

WARNING:xvkdr - blockcheck: Dangling CY0F input. CY0F of comp count_c[10]
is configured to use pin F1, but pin F1 is not connected.
WARNING:xvkdr - blockcheck: Dangling CY0G input. CY0G of comp count_c[10]
is configured to use pin G1, but pin G1 is not connected.
WARNING:xvkdr - blockcheck: Dangling CEMUX input. CEMUX of comp count_c[10]
is configured to use pin CE, but pin CE is not connected.
WARNING:xvkdr - blockcheck: Dangling CY0F input. CY0F of comp count_c[4]
is configured to use pin F1, but pin F1 is not connected.
WARNING:xvkdr - blockcheck: Dangling CY0G input. CY0G of comp count_c[4]
is configured to use pin G1, but pin G1 is not connected.

解决方案

This problem has been fixed in version 1.5i.
AR# 4679
创建日期 09/24/1998
Last Updated 04/19/2000
状态 Archive
Type 综合文章